File:6502-fpga-vic20-img 0039.jpg

File:6502-fpga-vic20-img_0039.jpg

6502 netlist simulated in FPGA module in VIC20 (credit: Ingo Korb)